Deep NWell 130nm CMOS MAPS
• Rad-hard MAPS with data sparsification and high rate capability (self-triggering pixel design, in-pixel comparator, in-pixel time stamping and sparsification logic)
• Deep N-Well (DNW) as collecting electrode • Classical pixel analog processing with chargesensitive preamplifier
Gain independent of the sensor capacitance collecting electrode can be extended and include NMOS of the analog section
• Area of the "competitive" nwells housing PMOSFETs inside the pixel kept to a minimum. Fill factor = DNW/total n-well area ~90% in the prototype test structures
• Pros: With 100-nm scale CMOS, integration of advanced analog and digital functions at the pixel level (as in hybrid pixels), rad-hard electronics
• Cons: possible limitations in pixel pitch (go to more scaled CMOS, but higher cost, only binary readout) and detection efficiency (pixel layout critical, deep P-well option?)
• •Sensors with different sparsified readout architectures and pixel pitches are being optimized for operation at a Super B-Factory (large background, equivalent to a continuous beam operation) and at ILC (intertrain readout).
•DNW MAPS are evolving towards vertical integration. A design with a 2 tier structure (sensor&analog tier + digital tier) is pursued to improve performance (smaller pitch, higher efficiency, increased pixel functionalities) 1. Interconnection between 2 (or more) CMOS layers, a) one layer with a MAPS (DNW) device and analog front-end, and the other layer(s) with the digital readout b) 2 layers with CMOS MAPS 2. Interconnection between a CMOS readout electronics chip (2D or 3D) and a fully-depleted high resistivity sensor a) with bump bonding (standard, but low pitch may be needed) b) with a vertical integration technique (low material budget, more advanced)
